Wednesday 29th January 2014, between 5pm and 6 pm, Matthieu Moy (Verimag) gives a Lecture at collège de France on « Virtual prototyping of systems on chip for an efficient and faithful simulation »
Home > Verimag > Actualités
A Lecture at collège de France by Matthieu Moy
View online : http://www.college-de-france.fr/sit...
Browsing
News
Seminars
New publications
- Some Recent Publications
- Bruno Ferres, Oussama Oulkaid, Matthieu Moy, Gabriel Radanne, Ludovic Henrio, Pascal Raymond, Mehdi Khosravian: A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits
- Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian: Modeling Techniques for the Formal Verification of Integrated Circuits at Transistor-Level: Performance Versus Precision Tradeoffs
- Iulia Dragomir, Carlos Redondo, Tiago Jorge, Laura Gouveia, Iulian Ober, Marius Bozga, Maxime Perrotin: Specification and model-checking of space systems in the TASTE toolset
- Basile Pesin, Sylvain Boulmé, David Monniaux, Marie-Laure Potet: Formally Verified Hardening of C Programs against Hardware Fault Injection